
THALES



NavChip Series 3 Interface Control Document ICD-0031 (C)

Thales Visionix a division of Thales Defense & Security, Inc. 700 Technology Park Drive – Suite 102 Billerica, MA 01821

Restriction on Disclosure and Use of Data

PROPRIETARY NOTICE: This document contains information proprietary to Thales Visionix. No such use may be made of this document, either directly or indirectly without the prior written consent of Thales Visionix.

Table of Contents

Та	able of Conter	nts	2
1	Introduct	ion	4
2	NavChip	Interfaces & Modes	5
	2.1 Inter	face Overview	5
	2.1.1	UART	5
	2.1.2	SPI	5
	2.1.3	I ² C	6
	2.2 Sync	chronization	9
	2.3 Mod	les	10
	2.3.1	Bootloader Mode	10
	2.3.2	Operating Mode	10
3	Commun	ications protocol	11
	3.1 Com	mand Structure	11
	3.2 Repl	ly Structure	11
	3.3 Data	and baud rates	12
		mand Set	
	3.5 Erro	r & Status Reporting (QBIT/TBIT/CBIT)	15
	3.6 Data	Packet Items	15
	3.6.1	PacketID	
	3.6.2	Packet Transmission Latency (PTL)	15
	3.6.3	DeltaTheta	15
	3.6.4	DeltaV	16
	3.6.5	Temperature	16
	3.6.6	V _{in}	16
	3.6.7	Discrete flag byte	17
	3.7 Bore	esight Matrix	17
	3.8 Data	Packet Types	17
	3.8.1	Packet Type 3: Compensated $\Delta \theta$ and ΔV (default)	18
	3.8.2	Packet Type 5: Euler angles	19
4	Configura	ation Register Set (CRS)	20
	4.1 Con:	figuration Register Map	21
	4.2 Con	figuration Register Details	24

Figures

Figure 1: SPI packet timing diagram	6
Figure 2: SPI byte timing diagram	
Figure 3: I ² C Packet Timing	7
Figure 4: I ² C Read and Write Operations	
Figure 5: External synchronization timing diagram	
Figure 6: External Sync timing	
Figure 7: NavChip mode transition diagram	
Figure 8: Packet Transmission Latency & Output Latency	

Tables

Table 1: SPI signal descriptions	5
Table 2: SPI timing Table 3: I ² C signal descriptions	6
Table 3: I ² C signal descriptions	7
Table 4: External Sync timing	9
Table 5: NavChip start-up sequence timing	10
Table 6: Command packet structure	11
Table 7: Reply packet structure	11
Table 8: NavChip data output rate	12
Table 8: NavChip data output rate Table 9: NavChip baud rates	12
Table 10: NavChip Command Set	14
Table 11: Discrete flag byte description	17
Table 12: NavChip Packet Type 3	18
Table 14: NavChip Packet Type 5	

1 Introduction

This document defines the software protocol interface of the NavChip Series 3 Inertial Measurement Unit (IMU). Electrical and mechanical interfaces are described separately in the NavChip datasheet (PDS-0003), which should be used in conjunction with this ICD.

NavChip command and response syntax is described in section 3.4. For basic operation, one needs only to apply power, and then send the Start Streaming command, which will cause the NavChip to start streaming out the default data packet type (type 3) at the default data rate (200 Hz). Optionally, before entering streaming mode, the Set Register command can be used to configure a different output data packet type, data rate, baud rate, etc.

2 NavChip Interfaces & Modes

2.1 Interface Overview

NavChip supports UART, SPI and I²C interfaces for communications with external host systems operating at 3V TTL levels. All commands, acknowledgements, and data packet messages are formatted identically for all interfaces. The NavChip will automatically switch between interfaces based on incoming traffic and will service all interfaces in a round-robin fashion. The default interface is the UART and will be used automatically when the NavChip is configured to begin streaming on startup.

2.1.1 UART

The NavChip UART host communication interface is a full-duplex serial communication port. The default baud rate is 115,200 bps with 1 start bit, 1 stop bit, and no parity. The UART receives commands on the RX pin, and transmits outgoing messages on the TX pin, including both command replies and streaming data packets.

2.1.2 SPI

The NavChip operates in SPI 4-wire mode at a maximum of 8 Mbps. SPI clock (SCK), Slave data-out (SDO), Slave data-in (SDI), and SPI chip-select (SCS) signals are used for communication. The SPI chip select (SCS) line is used to select and enable the NavChip; no data will be clocked out when the SCS line is low.

Signal name	Description]	
SCK	SPI serial clock		a cu	
SDO	SPI data output			
SDI	SPI data input	 NavChip SPI Slave	SDO >	Host SPI Master
SCS	SPI chip select	 SPI Slave	< SDI	SPI Master
DRDY	SPI data ready		< SCS	
			DRDY	

Table 1: SPI signal descriptions

The NavChip also implements a data ready (DRDY) signal to indicate when new data is available. The serial data ready (DRDY) signal transitions from low to high when a new data packet or command reply is ready to be clocked out by the SPI master. The data ready signal goes low when all available data is clocked out and remains low until a new data packet or command reply is available. If the host does not clock out the current data packet before the next is ready, it will be discarded and the DRDY line will be deasserted for approximately 50 µs before new data is ready. Therefore, every new data packet or reply will generate a rising edge on DRDY that can be used to interrupt the host controller.




Figure 1: SPI packet timing diagram

The idle state for the master clock must be high (CPOL = 1). Data should be read from SDO/written to SDI by the SPI master on the rising edge of the SPI clock (CPHA = 1). Data written to the NavChip must be sent MSB-first; data sent from the NavChip will be transmitted as such. The chip select may either remain low between bytes or toggle high as shown by the dotted lines in Figure 2.




Figure 2:	SPI byte	timing	diagram
-----------	----------	--------	---------

Parameter	ameter Description		Max	Units
fsck	SPI serial clock frequency	-	8	MHz
t1	Data ready (DRDY) to chip select (SCS) time	25	-	ns
t_2	Chip select (SCS) to clock edge (SCK) time	1	-	μs
t ₃	Clock edge (SCK) to output bit stable (SDO) time	25	-	ns
t4	SDI setup time before clock edge (SCK)	65	-	ns
t5	Inter-byte delay	200	-	ns


2.1.3 **I²C**

The NavChip I²C host communication interface can operate as a slave at clock rates up to 400 kHz. The NavChip uses 7-bit slave address 0x21.

Information on this page is subject to the disclosure notice on the title page

Table 3: I²C signal descriptions

Signal name	Description
SCL	I ² C serial clock
SDA	I ² C bi-directional data
DRDY	I ² C data ready



The NavChip also implements a data ready (DRDY) signal to indicate when new data is available. The serial data ready (DRDY) signal transitions from low to high when a new data packet or command reply is ready to be clocked out by the I²C master. The data ready signal goes low when all available data is clocked out and remains low until a new data packet or command reply is available. If the host does not clock out the current data packet before the next is ready, it will be discarded and the DRDY line will be deasserted for approximately 50 µs before new data is ready. Therefore, every new data packet or reply will generate a rising edge on DRDY that can be used to interrupt the host controller.





Figure 3: I²C Packet Timing

The host uses the I2C write operation to send a command to the NavChip. The host (master) sends a start condition with the slave address and the R/W bit set to 0, then the slave sends the acknowledge bit (ACK). Then the master sends a data byte and the slave sends an ACK. The same data/ACK subsequence is repeated for each data byte in the command. The master terminates the write operation with a STOP condition.

Reading a command reply or a data packet from the NavChip is similar to the write operation. The master sends a start condition with the slave address and the R/W bit set to 1, the slave sends the acknowledge bit (ACK). Then the slave sends a data byte and the master sends an ACK. The same data/ACK subsequence is repeated for each data byte in the reply or packet except that the master sends a NACK after the final data byte. The master terminates the read operation with a STOP condition.

READ



2.2 Synchronization

NavChip has the capability to synchronize its data sampling to an external rising edge signal applied at the SYNC pin. If the sync function is not enabled or the sync signal is not provided, the NavChip will free-run and output data packets at the specified rate with a clock accuracy of ± 20 ppm. When the sync function is enabled, the sync signal can be used to synchronize the NavChip's internal 1 KHz data acquisition, processing, and transmission to an external signal.




Figure 5: External synchronization timing diagram

Sync pulses may be sent to the NavChip at any rate with a period *P* of an integer number of milliseconds with a clock drift less than 20 microseconds over *P*. Each received sync pulse rising edge will cause the NavChip to adjust its internal data acquisition timer to match the external clock. Once synchronized, sync pulses that fall outside of the $\pm 20 \mu s$ boundary will be ignored.

Sync pulses must be received at least once every second for the NavChip to remain synchronized. The NavChip will consider itself "out of sync" after two seconds without acceptable pulses. After falling out of sync, the next pulse will re-initialize the synchronization. This will cause the SYNFAIL bit in the RUNTIME_WARN register to be set. If the sync rate is an integer multiple of the data transmission rate and the system remains in sync, data transmission events will have the same phase relative to the sync pulse.

The sync rate must be an integer multiple of the output rate (e.g a multiple of 5 ms for the default 200 Hz update rate) to guarantee deterministic timing between sync pulses and data output. If this condition is not met, the NavChip could synchronize out-of-phase relative to the first pulse received after synchronization is enabled.




Figure 6: External Sync timing

Table 4: External Sync timing

		Value		
Parameter	ameter Description		Max	Units
t _{SPW}	Sync pulse (positive) width	0.01	900	μs
Р	Sync pulse period (integer milliseconds)		1,000	ms

2.3 Modes

The NavChip implements a partitioned firmware for operation in **Bootloader Mode** and **Operating Mode**. Figure 7 illustrates the different modes and possible transition paths between them.

2.3.1 Bootloader Mode

NavChip has a capability to perform in-system firmware upgrades. On power-up the NavChip executes a ¹/₂ second Delay Boot Mode where it is waiting for either a Ping command to exit Bootloader Mode and jump to Operating Mode or a Firmware Upgrade command to jump to Firmware Upgrade Mode. Firmware upgrades can be performed in-system by customers using a Thales Visionix provided upgrade utility such as *DeviceTool2*.

During Delay Boot mode, the NavChip will perform a CRC32 check of the main firmware image. Transitioning to Operating Mode will be disabled should the NavChip detect an issue with the firmware image. In this case, the NavChip will transition to and remain in Firmware Upgrade Mode until a reset command is issued or power is cycled.

2.3.2 Operating Mode

Once the NavChip exits the 0.5 second Delay Boot Mode, it enters Startup Mode where it initializes the hardware and performs quick built-in-tests (QBIT). In Streaming Mode, the NavChip actively acquires data from the sensors and transmits data. In Standby Mode, the NavChip performs the same acquisition and processing in order to stabilize the temperature while it waits for host commands, but does not stream output data. Refer to Table 5 for typical start-up sequence and timing.




Figure 7: NavChip mode transition diagram

Time (ms)	NavChip Status	Comment
0	Power applied	¹ / ₂ second delay boot starts
T_1 (max 500) Switch from bootloader to Startup Mode $T_1=500$ ms, or earlier if Ping com		T_1 =500 ms, or earlier if Ping command received.
T1+300	Switch from Startup Mode to Standby Mode	Hardware initialized, QBIT complete, ready to stream valid data
$T_2 > T_1 + 300$	Enter Streaming Mode	By default, T_2 is the time when Start Streaming command is received. If auto-streaming parameter has been configured and saved, the device will automatically switch to streaming mode upon completion of startup mode, and $T_2=T_1+300$.

Table 5:	NavChir) start-up	sequence	timing
I able 51	1 tu to mp	built up	bequence	uning

3 Communications protocol

3.1 Command Structure

Commands begin with a start byte and a header byte formatted as shown in Table 6. Some commands include a body, typically containing additional command parameters and data. A Two's Complement checksum of all preceding bytes is added to the end of the command. Little-endian format is used for multi-byte words for communication and addressing within the NavChip. All signed integers use the two's complement format.

The *start byte* is always 0xA5. The *header* byte consists of an *address* nibble and a *command* nibble. *Address* specifies the recipient device; in the future a feature may be added to allow up to 8 unique devices to communicate on a single communication port. Until then, there is no reason to change the address from its default value of zero.

Table 6: Command packet structure

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0xA					0	x5		
Spare	Spare Address (0-7)			Command (0-15)				
	Body (command-dependent)							
	Checksum							

The commands supported by the NavChip are listed in section 3.4.

3.2 Reply Structure

Replies start with an echo of the command header byte and may be followed by additional data bytes depending on the command. Replies that include a body (typically containing data) also have a checksum appended, which includes all preceding bytes.

Table 7: Reply packet structure

1 / 1											
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Command header echo											
	Reply data byte(s)*										
Checksum*											
Note: *Present or	nly when reply incl	udes a body.									

3.3 Data and baud rates

The NavChip always updates internally at exactly 1000 Hz (+/- 0.05 Hz) but is capable of transmitting data at any rate listed in Table 8.

data rate = data rate max/divisor							
data rate divisor	output data rate						
1	1000.000 Hz						
2	500.000 Hz						
3	333.333 Hz						
4	250.000 Hz						
5	200.000 Hz (default)						
6	166.667 Hz						
7	142.857 Hz						
8	125.000 Hz						
9	111.111 Hz						
10	100.000 Hz						

Table 8: NavChip data output rate

Communication can occur at a maximum baud rate of 921,600 or any other rate listed in Table 9. Other divisors will not be rejected (and will set the baud rate to the expected rate), but only the divisors listed in Table 9 are officially supported (they are guaranteed to have under 1% error from the actual rate).

Table 9: NavChip baud rates

baud rate = baud rate max/divisor							
baud rate divisor	output baud rate						
1	921,600						
2	460,800						
4	230,400						
8	115,200 (default)						
24	38,400						

Beware when programming the communications parameters that the baud rate must be high enough to support the chosen data rate and packet type combination. For a packet type with total length N bytes, the length will be 10*N bits (including the start and stop bit), so the baud rate should be at least 20% higher than 10*N*data rate. If not, the NavChip will drop data packets whenever the serial port transmission cannot keep up with the rate at which new data is being generated. Higher data rates will cause the NavChip to draw more current (consult the datasheet for details).

3.4 Command Set

Please refer to the key below for notation frequently used in the command syntax.

Key:

<_>>	Start byte <i>s</i> =0xA5
<ax></ax>	Header byte where <i>a</i> =device address, <i>x</i> =command
<d></d>	Data byte
<ct></ct>	Total number of bytes in a command, including header and checksum
<cs></cs>	Checksum byte (negative sum of all preceding bytes)
<ma></ma>	Represents a register address

For example, the command to obtain the results of register 0 would be the four hex-format bytes A5 01 00 5A (the get register format is $\langle s \rangle \langle a1 \rangle \langle ma \rangle \langle cs \rangle$).

Note that a small number of simple commands are used to interface with and control the NavChip, and that all configuration is performed by setting registers. Configuration and status information can be obtained by reading registers directly, or via information streamed out along with the data itself in data packets.

Streaming status includes the presence or absence of a fault condition, the magnetometer axis being reported (for devices with magnetometers), and an "S" bit in the discrete status byte (see Table 11) that may be used to construct registers 0-31 after a complete frame (256 records). These registers include a temperature register, runtime warning flags and synchronization status.

All commands – with the exception of Diagnostics, Set Register (< ma > = 0xFF), and Set NVRAM (< ma > = 0xFFFF) – will execute within 5 milliseconds. Invalid commands or commands with invalid parameters are not executed or acknowledged.

Table 10: NavChip Command Set

Command	Command Syntax	Reply Syntax		
Ping/Stop Streaming	<s><a0><cs></cs></a0></s>	< <i>a</i> 0> if not streaming, else stops streaming but no reply.		
Get Register ^{1,2}	<s><a1><ma><cs></cs></ma></a1></s>	<al><d><cs></cs></d></al>		
	Refer to sections 4.1 and 4.2 for the meaning of the bytes of the Configuration Registers.			
	$0 \le ma \le 255$			
Set Register ^{1,2}	$\langle s \rangle \langle a2 \rangle \langle ma \rangle \langle cs \rangle$	<a2></a2>		
	Refer to sections 4.1 and 4.2 for the meaning of the bytes of the Configuration Registers.	A valid acknowledgement means the set register data is valid and was		
	$0 \le ma \le 255$	applied to the system successfully.		
	Set the address ma to 0xFF and d to 0 to save the updated data to FLASH memory.			
	Set the address ma to 0xFF and d to 1 to restore all registers to default values. These values are only in RAM until they are saved to FLASH, but take effect immediately.			
Get NVRAM ^{1,2,3}	<s><a3><ma0><ma1><n><cs></cs></n></ma1></ma0></a3></s>	<a3><d><cs></cs></d></a3>		
(get scratch pad memory command)	Request $1 \le n \le 4$ bytes of scratchpad memory, where ma0 and ma1 are the lower and upper bytes of offset address relative to start of scratchpad page. See register 3 (NVRAM_SIZE) to obtain NVRAM scratchpad memory capacity.			
Set NVRAM ^{1,2,3}	<s><a4><ma0><ma1><n><d><cs></cs></d></n></ma1></ma0></a4></s>	<a4></a4>		
(set scratch pad memory command)	Set $1 \le n \le 4$ bytes of scratchpad memory, where ma0 and ma1 are the lower and upper bytes of offset address relative to start of scratchpad page. See register 3 (NVRAM_SIZE) to obtain NVRAM scratchpad memory capacity.			
	Set the address ma1:ma0 to 0xFFFF and d to 0 to save the updated data to FLASH memory. This operation can incur up to 500 ms of delay before the acknowledgement.			
Start Streaming	<s><a5><cs></cs></a5></s>	No reply.		
	Starts streaming data packets or continue streaming, if the Stream Timeout register, 159 (0x9F), is used. No command acknowledgement is given for this or any other command while streaming. Use the ping command to stop streaming.			
Diagnostics ²	<s><a8><0><cs></cs></a8></s>	<a8></a8>		
	Causes NavChip to execute Thorough Built-In Tests (TBIT). Results are read back from configuration register set locations 36-42.	May take a second or more to complete tests and acknowledge.		

These commands will read and update the RAM copy of flash memory. All updates should be made to the RAM copy, and then saved to flash (if desired) once completed. Changes will be lost upon power cycling the NavChip, unless they are saved to flash memory.
 These commands are not available in Streaming Mode. They will be ignored if accidentally sent.

These commands are not available in Streaming Mode. They will be ignored in accidentary sent.
 These commands read/write a reserved page of user-accessible scratchpad memory. Addresses are relative to the start of the reserved block. The scratchpad memory is strictly for user convenience, and does not affect any calculations in the NavChip firmware. All parameters needed by the firmware, such as calibration data and configuration parameters are stored in different blocks of flash inaccessible via these commands. The scratchpad can be used for descriptor info used outside the NavChip, eg. camera and LED data, boresight, etc.

3.5 Error & Status Reporting (QBIT/TBIT/CBIT)

The NavChip has several mechanisms for reporting errors: QBIT (Quick Built-In Test), CBIT (Continuous Built-In Test) and TBIT (Thorough Built-In Test). Once performed, tests provide results by updating Configuration Registers 36-42 to provide details of the problem.

CBIT results persist until the end of the frame in which they appear (up to 256 packets, depending on the packet ID when they first appear). The specific packet which contains the CBIT error is indicated by the fault (`F`) flag in the packet's discrete flag byte (if enabled). CBIT results are cleared at the start of each frame. These tests update registers 23, 38, 39, and 42.

TBIT – initiated with the Diagnostic command – performs a detailed test of all internal inertial sensors. TBIT is able to detect serious issues with the internal sensors, such as mechanical or electrical failures, though it does require the sensor to be stationary in order to accurately report failures. If failures are indicated, please provide a brief logged data file (which includes all registers) to allow Technical Support to assist in troubleshooting the issue. These tests update registers 36 and 37.

QBIT is always executed once upon initialization and only checks for basic issues that can arise during system initialization. These tests update registers 36, 37, 40, and 41.

3.6 Data Packet Items

3.6.1 PacketID

PacketID is an 8-bit sequence counter of the packet number relative to the start of this 256-record data frame. This can be used to decode the Configuration Registers one bit or one byte at a time during streaming mode (see the S flag description in Table 11).

3.6.2 Packet Transmission Latency (PTL)

Packet Transmission Latency is a 16-bit unsigned value that represents the time in microseconds since the final i-rate of the last data integration period (whose integral is being transmitted in this packet). This implies that the latency of reporting is the integration cycle time plus 1 ms plus the latency of communicating the selected packet size at the selected baud rate. An illustration of PTL is shown below.




Figure 8: Packet Transmission Latency & Output Latency

3.6.3 DeltaTheta

DeltaTheta is a 16-bit signed integer representing the incremental rotation vector over the data integration period. Angular integrals are maintained internally with higher precision, and any truncated remainders are carried forward and added to the next output packet, so that numerical round-off will not affect the long-term integration accuracy.

Each bit represents 0.00625 mrad, with \pm 32768 bits range giving a maximum rotation per update period of 0.2048 rad. In a high-dynamic application with angular rates up to 20 rad/s, the update rate must be at least 100 Hz to prevent overflow.

3.6.4 DeltaV

DeltaV is a 16-bit signed integer representing the integral of accelerometer measurements over the data integration period. Velocity integrals are maintained internally with higher precision, and any truncated remainders are carried forward and added to the next output packet, so that numerical round-off will not affect the long-term integration accuracy.

Each bit represents 39.0625e-6 m/s, with ± 32768 bits range, giving a maximum velocity change per update period of 1.28 m/s. In a high dynamic application with linear accelerations up to the maximum 120 m/s/s that the NavChip can measure, the update rate must be at least 100 Hz to prevent overflow.

3.6.5 Temperature

Temperature is the current temperature of the NavChip, typically several degrees warmer than the ambient air. The value is a 16-bit signed integer, and each bit represents 0.05 °C. This is the same value reported by the ENVIRO_2 and ENVIRO_1 registers (27 and 26), but can be streamed continuously in packet type 20 (see section 3.8.3) to allow continuous monitoring of the sensor temperature without stopping data streaming. Note that while this is reported as a 12-bit value in the registers, it is reported as a 16-bit value as an output item. The resolution is the same in both cases.

$3.6.6 \ V_{\text{in}}$

 V_{in} is a 16-bit unsigned integer representing the NavChip's input voltage (reported up to a maximum of 6V). Resolution of this field is 2.336e-3 V/LSB. This is the same value reported by the ENVIRO_1 and ENVIRO_0 registers (26 and 25), but can be streamed continuously in packet type 20 (see section 3.8.3) to allow continuous monitoring of the sensor voltage without stopping data streaming. Note that while this is reported as a 12-bit value in the registers, it is reported as a 16-bit value as an output item; the resolution is the same in both.

3.6.7 Discrete flag byte

The discrete flag byte provides status information, and is output as byte 3 in packet types 3, 4, 20, 21 and 22. It allows the first 32 registers to be read out at a low rate while streaming data and provides information about hardware and faults.

Item Name	Bits	Description
Reserved	7:6	Reserved
D	5	Data sync bit. Set when the sync pulse is received if the SYNC_CFG_D_SET field of the SYNC_CFG
		register (register 136, bit 0) is set.
S	4	The <i>S</i> flag represents the value of the n th bit of the 256-bit Configuration Registers, where n is the PacketID.
		Therefore, the Configuration Registers are streamed out once per 256-record frame, one bit at a time from
		byte 0/bit 0 to byte 31/bit 7. The receiving software can reconstruct Configuration Registers 0-31 after
		each 256 records (e.g. once every 1.28 seconds at the default 200Hz data rate) if all packets are received
		during that time.
F	3	The F flag signals a fault condition. The F flag will be high if there are any runtime warning flags (refer
		to the RUNTIME_WARN register (23) for more information).
Reserved	2:0	Reserved

Table 11: Discrete flag byte description

3.7 Boresight Matrix

Configuration Registers 44 - 61 allow for a user-provided boresight matrix to be applied to NavChip output data. This is important to set when the NavChip is mounted inside a housing, since it will allow the NavChip to produce output in the housing's frame of reference instead of the NavChip's. The *Hardware Diagnostics* utility includes functionality to calculate this matrix if the NavChip is mounted in a housing that has flat surfaces on the housing's Y and Z axes.

Please see section 4 for more information about the format of the Boresight Matrix (each 2-byte matrix element is a 16-bit signed value with a resolution of 1/32768, or 3.05176e-5).

3.8 Data Packet Types

The NavChip supports a variety of different data packets which are user-selectable for different applications. The default is Packet Type 3. Choosing a packet type through the Set Register command causes the NavChip to perform the necessary algorithms and computations to provide the selected type of output data. Only one type of data packet may be streamed at a given time.

3.8.1 Packet Type 3: Compensated $\Delta \theta$ and ΔV (default)

Byte No.	Packet Contents												
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0		Start byte ($0xa5$, $a = device address$)											
1		Data Packet Type (0x03)											
2				Packet	ID bits 7-0								
3	R	Reserved	D	S	F		Reserve	d					
4				Packet Tx I	Latency bits 7-)							
5				Packet Tx L	atency bits 15-	8							
6				Delta	V _x bits 7-0								
7				DeltaV	/ _x bits 15-8								
8				Delta	Vy bits 7-0								
9				DeltaV	y bits 15-8								
10				Delta	Vz bits 7-0								
11				Delta	z bits 15-8								
12				DeltaTh	eta _x bits 7-0								
13				DeltaTh	etax bits 15-8								
14					eta _y bits 7-0								
15				DeltaTh	eta _y bits 15-8								
16				DeltaTh	etaz bits 7-0								
17				DeltaTh	etaz bits 15-8								
18				Checksu	m bytes 0-17								
Note: For info	ormation on dat	a items, please	refer to section 3	.6.									

Table 12: NavChip Packet Type 3

3.8.2 Packet Type 5: Euler angles

Table 13: NavChip Packet Type 5

Byte No.		Packet Contents											
	Bit 7												
0		Start byte ($0xa5$, a = device address)											
1				Data Packet	Type (0x05)								
2				PacketII) bits 7-0								
3	Rese	rved	D	S	F		Reserved	1					
4				Packet Tx La	tency bits 7-0								
5				Packet Tx La	tency bits 15-8	3							
6				Euler angle F	coll: φ bits 7-0								
7				Euler angle R	oll: φ bits 15-	8							
8				Euler angle P	itch: θ bits 7-0)							
9				Euler angle Pi	tch: θ bits 15-	8							
10				Euler angle Y	aw: ψ bits 7-0)							
11				Euler angle Y	aw: ψ bits 15-	8							
12				Checksum of	bytes 0 to 11								
Note: For informat	ion on data items,	please refer to	section 3.6.										

4 Configuration Register Set (CRS)

The Configuration Register Set is a 256-byte block of memory containing all of the NavChip's current operating state information, including constants, user-configured parameters, and built-in self-test results. There are multiple ways to read information out of the Configuration Registers:

- 1) Get Register command reads out any byte(s) in any order.
- 2) In Streaming Mode, packet types 3, 4, 20, 21 and 22 contain an "S"-bit which cycles through the first 256 bits (32 bytes) of the Configuration Register Set, allowing the receiving program to reconstruct the most important status information once per 256-packet frame.

4.1 Configuration Register Map

NavChip Register Map										
Register Name	Min FW	Hex Addr	Dec Addr	Туре	Default	Description				
DEVICE_TYPE	3.000	00	0	R	22	Device type				
FWVER_MINOR	3.000	01	1	R		Firmware minor version				
FWVER_MAJOR	3.000	02	2	R		Firmware major version				
NVRAM_SIZE	3.000	03	3	R	224	NVRAM size in 64-byte blocks				
SERIAL_BYTE0	3.000	04	4	R		Byte 0 (least significant) of serial number				
SERIAL_BYTE1	3.000	05	5	R		Byte 1 of serial number				
SERIAL_BYTE2	3.000	06	6	R		Byte 2 (most significant) of serial number				
NAVCHIP_TYPE	3.000	07	7	R		NavChip type				
DEVICE_ADDR	3.000	08	8	R/W	0	Device address				
FWVER_REVISION	3.000	09	9	R	0	Firmware revision				
FRAME_ID_LSB	3.000	0A	10	R		Data frame ID (LSB)				
FRAME_ID_MSB	3.000	0B	11	R		Data frame ID (MSB)				
SERIAL_ALPHA1	3.000	0C	12	R		First character in serial number				
SERIAL_ALPHA2	3.000	0D	13	R		Second character in serial number				
BAUD_DIV	3.000	0E	14	R/W	8	Baud rate divisor				
DATA_DIV	3.000	0F	15	R/W	5	Data rate divisor				
PACKET_TYPE	3.000	10	16	R/W	3	Packet type				
CONFIG	3.000	11	17	R/W	0	User configuration				
OP_STATUS	3.000	12	18	R		Operational status				
RESERVED		13	19	R		Reserved for future use				
VIN_I	3.000	14	20	R	0	VIN sense current				
VDD_I	3.000	15	21	R	0	VDD2 sense current				
VDD2_I	3.000	16	22	R	0	VDD2 sense current				
RUNTIME_WARN	3.000	17	23	R	0	Runtime warning flags				
RESERVED	3.000	18	24	R	0	Reserved for future use				
ENVIRO_0	3.000	19	25	R		Environmental data register 0				
ENVIRO_1	3.000	1A	26	R		Environmental data register 1				
ENVIRO_2	3.000	1B	27	R		Environmental data register 2				
RESERVED		1D to 23	29 to 35	R		Reserved for future use				
QTBIT_0	3.000	24	36	R	0	Sensor QBIT/TBIT Results				
QTBIT_1	3.000	25	37	R	0	Sensor QBIT/TBIT Results				
CBIT_0	3.000	26	38	R	0	Sensor CBIT Results				
CBIT_1	3.000	27	39	R	0	Sensor CBIT Results				
SYSTEM_STATUS	3.000	28	40	R	0	System Status				
RUNTIME_STATUS	3.000	29	41	R	0	Processor Runtime Status				
COMM_STATUS	3.000	2A	42	R	0	Communication Status				

07 JUly 20. NavChip Register Map									
RESERVED		2B	43	R		Reserved for future use			
BSIGHT_0_0_L	3.000	215 2C	44	R/W	255	Boresight matrix (0, 0), LSB			
BSIGHT_0_0_H	3.000	2D	45	R/W	127	Boresight matrix (0, 0), MSB			
BSIGHT_0_1_L	3.000	2E	46	R/W	0	Boresight matrix (0, 1), LSB			
BSIGHT_0_1_H	3.000	2F	47	R/W	0	Boresight matrix (0, 1), MSB			
BSIGHT_0_2_L	3.000	30	48	R/W	0	Boresight matrix (0, 2), LSB			
BSIGHT_0_2_H	3.000	31	49	R/W	0	Boresight matrix (0, 2), MSB			
BSIGHT_1_0_L	3.000	32	50	R/W	0	Boresight matrix (1, 0), LSB			
BSIGHT_1_0_H	3.000	33	51	R/W	0	Boresight matrix (1, 0), MSB			
BSIGHT_1_1_L	3.000	34	52	R/W	255	Boresight matrix (1, 1), LSB			
BSIGHT_1_1_H	3.000	35	53	R/W	127	Boresight matrix (1, 1), MSB			
BSIGHT_1_2_L	3.000	36	54	R/W	0	Boresight matrix (1, 2), LSB			
BSIGHT_1_2_H	3.000	37	55	R/W	0	Boresight matrix (1, 2), MSB			
BSIGHT_2_0_L	3.000	38	56	R/W	0	Boresight matrix (2, 0), LSB			
BSIGHT_2_0_H	3.000	39	57	R/W	0	Boresight matrix (2, 0), MSB			
BSIGHT_2_1_L	3.000	3A	58	R/W	0	Boresight matrix (2, 1), LSB			
BSIGHT_2_1_H	3.000	3B	59	R/W	0	Boresight matrix (2, 1), MSB			
BSIGHT_2_2_L	3.000	3C	60	R/W	255	Boresight matrix (2, 2), LSB			
BSIGHT_2_2_H	3.000	3D	61	R/W	127	Boresight matrix (2, 2), MSB			
MAG_HI_0_L	3.000	3E	62	R/W	0	Mag hard iron bias X, LSB			
MAG_HI_0_H	3.000	3F	63	R/W	0	Mag hard iron bias X, MSB			
MAG_HI_1_L	3.000	40	64	R/W	0	Mag hard iron bias Y, LSB			
MAG_HI_1_H	3.000	41	65	R/W	0	Mag hard iron bias Y, MSB			
MAG_HI_2_L	3.000	42	66	R/W	0	Mag hard iron bias Z, LSB			
MAG_HI_2_H	3.000	43	67	R/W	0	Mag hard iron bias Z, MSB			
MAG_SI_0_0_L	3.000	44	68	R/W	0	Mag soft iron matrix (0, 0), LSB			
MAG_SI_0_0_H	3.000	45	69	R/W	0	Mag soft iron matrix (0, 0), MSB			
MAG_SI_0_1_L	3.000	46	70	R/W	0	Mag soft iron matrix (0, 1), LSB			
MAG_SI_0_1_H	3.000	47	71	R/W	0	Mag soft iron matrix (0, 1), MSB			
MAG_SI_0_2_L	3.000	48	72	R/W	0	Mag soft iron matrix (0, 2), LSB			
MAG_SI_0_2_H	3.000	49	73	R/W	0	Mag soft iron matrix (0, 2), MSB			
MAG_SI_1_0_L	3.000	4A	74	R/W	0	Mag soft iron matrix (1, 0), LSB			
MAG_SI_1_0_H	3.000	4B	75	R/W	0	Mag soft iron matrix (1, 0), MSB			
MAG_SI_1_1_L	3.000	4C	76	R/W	0	Mag soft iron matrix (1, 1), LSB			
MAG_SI_1_1_H	3.000	4D	77	R/W	0	Mag soft iron matrix (1, 1), MSB			
MAG_SI_1_2_L	3.000	4E	78	R/W	0	Mag soft iron matrix (1, 2), LSB			
MAG_SI_1_2_H	3.000	4F	79	R/W	0	Mag soft iron matrix (1, 2), MSB			
MAG_SI_2_0_L	3.000	50	80	R/W	0	Mag soft iron matrix (2, 0), LSB			
MAG_SI_2_0_H	3.000	51	81	R/W	0	Mag soft iron matrix (2, 0), MSB			
MAG_SI_2_1_L	3.000	52	82	R/W	0	Mag soft iron matrix (2, 1), LSB			

NavChip Register Map									
MAG_SI_2_1_H	3.000	53	83	R/W	0	Mag soft iron matrix (2, 1), MSB			
MAG_SI_2_2_L	3.000	54	84	R/W	0	Mag soft iron matrix (2, 2), LSB			
MAG_SI_2_2_H	3.000	55	85	R/W	0	Mag soft iron matrix (2, 2), MSB			
CALDATE_BYTE0	3.000	56	86	R		Calibration date byte 0 (LSB)			
CAL_DATE_BYTE1	3.000	57	87	R		Calibration date byte 1			
CAL_DATE_BYTE2	3.000	58	88	R		Calibration date byte 2 (MSB)			
RESERVED		59	89	R		Reserved for future use			
CAL_REV_BYTE0	3.000	5A	90	R		Calibration revision, byte 0 (LSB)			
CAL_REV_BYTE1	3.000	5B	91	R		Calibration revision, byte 1 (MSB)			
HW_REV	3.000	5C	92	R		Hardware revision			
RESERVED		5D to 87	93 to 135	R		Reserved for future use			
SYNC_CFG	3.000	88	136	R/W	0	Sync and VSDP sync configuration			
RESERVED		89 to 8F	137 to 143	R		Reserved for future use			
MAG_NOM_DIP_1	3.000	90	144	R/W	0	Magnetometer nominal dip angle (byte 0)			
MAG_NOM_DIP_2	3.000	91	145	R/W	0	Magnetometer nominal dip angle (byte 1)			
MAG_NOM_DIP_3	3.000	92	146	R/W	0	Magnetometer nominal dip angle (byte 2)			
MAG_NOM_DIP_4	3.000	93	147	R/W	0	Magnetometer nominal dip angle (byte 3)			
MAG_NOM_MAG_1	3.000	94	148	R/W	0	Magnetometer nominal magnitude (byte 0)			
MAG_NOM_MAG_2	3.000	95	149	R/W	0	Magnetometer nominal magnitude (byte 1)			
MAG_NOM_MAG_3	3.000	96	150	R/W	0	Magnetometer nominal magnitude (byte 2)			
MAG_NOM_MAG_4	3.000	97	151	R/W	0	Magnetometer nominal magnitude (byte 3)			
MAG_OFFSET_X_L	3.000	98	152	R		Current external magnetometer offset, X-axis (LSB)			
MAG_OFFSET_X_H	3.000	99	153	R		Current external magnetometer offset, X-axis (MSB)			
MAG_OFFSET_Y_L	3.000	9A	154	R		Current external magnetometer offset, Y-axis (LSB)			
MAG_OFFSET_Y_H	3.000	9B	155	R		Current external magnetometer offset, Y-axis (MSB)			
MAG_OFFSET_Z_L	3.000	9C	156	R		Current external magnetometer offset, Z-axis (LSB)			
MAG_OFFSET_Z_H	3.000	9D	157	R		Current external magnetometer offset, Z-axis (MSB)			
RESERVED		9E	158	R		Reserved for future use			
STREAM_TMO	3.000	9F	159	R/W	0	Stream timeout in increments of 0.1 seconds			
OUTPUT_PADDING	3.000	A0	160	R/W	0	Output padding bytes for data packets			
RESERVED		A1 to FE	161 to 254	R		Reserved for future use			
SAVE_RESTORE	3.000	FF	255	R/W	0	Save/Restore configuration			

4.2 Configuration Register Details

Register 0	(0x00) - DEVICH	E_TYPE		Minimum FW: 3.000								
Description	Device type											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default		22										
Bits RW		R										
Bits Name		DEVICE_TYPE										
Details	This register rep in fact a NavChi		type (22 for Nav	Chip). It can be te	ested by user soft	ware to help iden	tify and verify th	nat the sensor is				

Register 1 (0x0	1) - FWVER_MINO)R					Minim	ım FW: 3.000	
Description	Firmware minor	version							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		Varies							
Bits RW				R					
Bits Name		FWVER_MINOR							
Details	The minor version	on of the firmwa	re; updated when	n minor changes	are made to the	firmware.			

Register 2 (0x0	02) - FWVER_MAJ	OR					Minim	ım FW: 3.000	
Description	Firmware major	version							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		Varies							
Bits RW				R					
Bits Name		FWVER_MAJOR							
Details	The major version	on of the firmwa	re; updated when	significant chang	ges are made to	the firmware.			

Register 3 (0x03) - NVRAM_SIZE						Minim	um FW: 3.000	
Description	NVRAM size i	n 64-byte block	IS						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		16							
Bits RW				I	R				
Bits Name		NVRAM_SIZE							
Details	This register in	his register indicates the size of writeable NVRAM in 64-byte blocks.							

								07 July 2020		
Register 4	(0x04) - SERIAL	L_BYTE0					Minin	num FW: 3.000		
Description	Byte 0 (least sig	nificant) of serial	number							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				SERIAL_E	BYTE0					
Details		owed by a two-AS		ERIAL_BYTE2, S juence (SERIAL_4						

Register 5	(0x05) - SERIAL	_BYTE1					Minin	num FW: 3.000		
Description	Description Byte 1 of serial number									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				SERIAL_E	BYTE1					
Details	The serial number	er is comprised of	a 24-bit value (S	ERIAL_BYTE2, S	SERIAL_BYTE	, SERIAL_BYT	E0, in order of n	nost to lease		
	significant), follo	owed by a two-AS	CII-character seq	uence (SERIAL_A	ALPHA1, SERIA	AL_ALPHA2) in	that order. Thes	e are registers		
	6, 5, 4, 12 and 13	3, respectively.								

Register 6	(0x06) - SERIAL	_BYTE2					Minim	num FW: 3.000		
Description	Byte 2 (most sign	nificant) of serial	number							
Bits	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				Varie	S					
Bits RW		R								
Bits Name				SERIAL_E	BYTE2					
Details		owed by a two-A		ERIAL_BYTE2, S juence (SERIAL_2						

Register 7 (0x07) - NAVCHI	P_TYPE					Minim	um FW: 3.000		
Description	NavChip type									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				NAVCHIP_	TYPE					
Details	NavChip Type re 480°/s, ± 16g).	eflects different pr	oducts with differ	ent capabilities (e	.g. 0 = 2000°/s ±	$8g, 1 = 480^{\circ}/s,$	± 8g, 2 = 2000°/	s, ± 16g, 3 =		

-								07 941 9 202
Register 8 (0	0x08) - DEVICE_	ADDR					Minin	num FW: 3.000
Description	Device address				·			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default			0				0	
Bits RW			R		R/W			
Bits Name			RESERVED				DEV_ADDR	
Details	The NavChip de	vice address.				·		
		· · · · · · · · · · · · · · · · · · ·	- Reserved for fu) - Device address		to allow a single	transmit line to	address multiple	e NavChips.

Register 9 (0x09) - FWVER_REVISION Minimum FW: 3.000 Description Firmware revision Bits Bit 7 Bit 5 Bit 2 Bit 1 Bit 6 Bit 4 Bit 3 Bit 0 Default 0 Bits RW R FWVER_REVISION **Bits Name**

Details Revision number of firmware. This is set to 0 for all released versions of firmware, but will be set to non-zero values for critical bugfix or special customer releases (which will be based off of the MAJOR.MINOR version number). Bug-fix releases will have a sequential revision from 1-99, special customer versions 100-199, and revisions from 200-255 are reserved for internal use.

Register 10) (0x0A) - FRAM	E_ID_LSB					Minim	um FW: 3.000		
Description Data frame ID (LSB)										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				FRAME_ID	_LSB					
Details	Data frame ID least significant byte. The frame ID starts at 0, and increments every 256 records that have been streamed. At the default rate of 200 Hz, it will wrap around to 0 after 16777216 records have been streamed (23.3 hours).									

Register 11	(0x0B) - FRAMI	E_ID_MSB					Minim	um FW: 3.000		
Description	Data frame ID (N	ISB)								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				FRAME_ID_	MSB					
Details	Data frame ID most significant byte. The frame ID starts at 0, and increments every 256 records that have been streamed. At the									
	default rate of 20	0 Hz, it will wrap	around to 0 after 1	6777216 records h	ave been stream	ed (23.3 hours).				

							0	7 July 2020		
Register 12	2 (0x0C) - SERIAL	L_ALPHA1					Minim	um FW: 3.000		
Description	Description First character in serial number									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				SERIAL_ALP	HA1					
Details	significant), follow	The serial number is comprised of a 24-bit value (SERIAL_BYTE2, SERIAL_BYTE1, SERIAL_BYTE0, in order of most to lease significant), followed by a two-ASCII-character sequence (SERIAL_ALPHA1, SERIAL_ALPHA2) in that order. These are registers 6, 5, 4, 12 and 13, respectively.								

Register 13	3 (0x0D) - SERIAI	L_ALPHA2					Minim	um FW: 3.000	
Description	Second character	in serial number							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		Varies							
Bits RW		R							
Bits Name				SERIAL_ALP	HA2				
Details	significant), follow	he serial number is comprised of a 24-bit value (SERIAL_BYTE2, SERIAL_BYTE1, SERIAL_BYTE0, in order of most to lease gnificant), followed by a two-ASCII-character sequence (SERIAL_ALPHA1, SERIAL_ALPHA2) in that order. These are registers 5, 4, 12 and 13, respectively.							

Register 14	(0x0E) - BAUD	_DIV					Minir	num FW: 3.000		
Description	Baud rate diviso	or								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		8								
Bits RW				ŀ	R/W					
Bits Name		BAUD_DIV								
Details	The baud rate d	ivisor. The sense	or will communic	ate at a baud rate	of 921600/BAU	D DIV. Please se	e table for more i	nformation.		

Register 15	(0x0F) - DATA	_DIV					Minii	mum FW: 3.000		
Description	Data rate diviso	or								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		5								
Bits RW				I	R/W					
Bits Name		DATA_DIV								
Details	The data rate di	ivisor. The senso	r will output data	at 1000/DATA_	DIV records/seco	ond. Please see tab	ble for more info	rmation.		

ICD-0031 Rev. C

07 July 2020

Register 16 (0x	10) - PACKET_TYP	E						um FW: 3.000		
Description	Packet type									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default				3	·		·	·		
Bits RW				R/W						
Bits Name				PACKET_	TYPE					
Details	This register con	his register configures the output packet type. Types 3, 4, 20, 21, and 22 are supported.								

Register 17	' (0x11) - CONFIG						Minim	ım FW: 3.000				
Description	User configuration				•							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0	0	0	0	0	0	0	0				
Bits RW	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bits Name	RESERVED	RESERVED RESERVED RESERVED RESERVED BORE SYNC STREAM										
Details	 RESERV RESERV RESERV RESERV RESERV BORE (E SYNC (E STREAM 	YED (Bit 7) - Reserv YED (Bit 6) - Reserv YED (Bit 5) - Reserv YED (Bit 5) - Reserv YED (Bit 4) - Reserv YED (Bit 3) - Reserv Bit 2) - Apply user b Bit 1) - Enables exter A (Bit 0) - Boot to st an SPI command is p	ed for future use ed for future use ed for future use ed for future use ed for future use oresight matrix (regi mal synchronization reaming mode inste	isters 44-61) to the of as described in the	butput data. ICD.		mmunicatio	ons. Switches				

Register 18	(0x12) - OP_STATUS						Minimum l	FW: 3.000				
Description	Operational status				1							
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default	0	0 0 0 0 0 0										
Bits RW	R	I	र	R	R	R	F	ર				
Bits Name	RESERVED	RESERVED RESERVED SYNCED STREAMING				RESE	RVED					
Details	RESERVEDSYNCED (ESTREAMIN) (Bits 6-5)) (Bit 4) - R Bit 3) - India IG (Bit 2) -	- Reserved eserved for cates that th Indicates th	for future use future use	-	receive a valid synchroniz ta.	zation signal					

								0.0001/2020
Register 20 (0x	(14) - VIN_I						Minin	num FW: 3.000
Description	VIN sense curr	rent						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default					0			
Bits RW					R			
Bits Name				١	/IN_I			
Details	VIN sense curr	ent as reported l	by the on-board	current sensor.	Resolution 0.5 m	A/LSB		

Register 21 (0x	(15) - VDD_I					Minin	Minimum FW: 3.000 Bit 1 Bit 0			
Description	VDD2 sense cu	ırrent								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default					0					
Bits RW					R					
Bits Name		VDD_I								
Details	VDD sense cur	rent as reported	by the on-board	l current sensor.	Resolution 0.5 m	nA/LSB				

Register 22 (0	x16) - VDD2_I						Minin	Minimum FW: 3.000 Bit 1 Bit 0			
Description	VDD2 sense cu	irrent			·						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW					R						
Bits Name		VDD2_I									
Details	VDD2 sense cu	D2 sense current as reported by the on-board current sensor. Resolution 0.5 mA/LSB									

Register 23	(0x17) - RUNTIME_V	VARN					Minimu	m FW: 3.000
Description	Runtime warning flags				1			
elayBits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Bits RW	R	R	R	R	R	R	R	R
Bits Name	CURRENT SYNCFAIL INTEG VOLT TEMP MAG ACCEL G							
	 register be read periodic CURRENT (1 acceptable rational system) SYNCFAIL (1 for a period of INTEG (Bit 5) VOLT (Bit 4) automatically TEMP (Bit 3) suppressed of MAG (Bit 2) ACCEL (Bit 	(Bit 6) - Indicates a fault	s that are output current conditio with synchroniz ault with sensor ly voltage is ou o factory-calibr perature has exce natically upon t n has been detected em has been de	n has been det ation (sync is r sampling. Ac t of range. Stra ated range. eeded the calif emperature ref cted with mag tected with ac	e) to detect ar ected. Clears enabled, but t ccel/gyro/mag eaming output prated tempera turning to fact netometer data celerometer data	automatically he sync signa data may be will be supp ature range. S ory-calibrate a during CBT ata during CI	soon after they of y upon current re al has been missi invalid. pressed or termina Streaming output ed range. T.	ccur. turning to ng or invalid ated. Clears

Register 25	5 (0x19) - ENVIE	RO_0					Mini	mum FW: 3.000			
Description	Environmental of	data register 0			·						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW		R									
Bits Name		VIN_BITS_7_0									
Details	Contains inform	nation about the e	environment the	sensor is operation	ng in.						
		BITS_7_0 (Bits ' [_BITS_11_4 <<	-	-	ut voltage data. In	put voltage (maxin	mum of 6.0V) is a	1.4648e-3 *			

Register 26	5 (0x1A) - ENVI	RO_1					Mini	mum FW: 3.000			
Description	Environmental	data register 1			1						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies Varies									
Bits RW]	R		R						
Bits Name		TEMP_F	BITS_3_0			VIN_BI	TS_11_8	8			
Details	Contains inform	nation about the e	environment the s	sensor is operatir	ng in.						
	bit ter VIN_	bit temperature). Data is in Two's Complement format.									

Register 27	' (0x1B) - ENVI	RO_2					Mini	mum FW: 3.000			
Description	Environmental	data register 2									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW		R									
Bits Name		TEMP_BITS_11_4									
Details	Contains inform	nation about the e	environment the	sensor is operatin	ıg in.						

Register 36 (0x24) - Q1	TBIT_0							Minimum FW: 3.000
Description	Sensor QBIT/	TBIT Results						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Bits RW	R	R	R	R	R	R	R	R
Bits Name	MAG	HRA	LRA	XRA	HRG	LRG	XRG	RESERVED
Details	 HRA LRA XRA HRG LRG XRG 	G (Bit 7) - M A (Bit 6) - Hi A (Bit 5) - Lo A (Bit 4) - Ex G (Bit 3) - Hi G (Bit 2) - Lo G (Bit 1) - Ex SERVED (Bit	gh-rate accel w-rate accel tra-rate accel gh-rate gyro w-rate gyro (tra-rate gyro (QBIT/TBIT QBIT/TBIT f QBIT/TBIT QBIT/TBIT f QBIT/TBIT f QBIT/TBIT f	failure 'ailure failure 'ailure ailure failure			

ICD-0031 Rev. C

							(7 July 2020
Register 37 (0x25)	- QTBIT_1				Minim	um FW: 3.000		
Description	Sensor QBIT/	TBIT Results						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default		0						
Bits RW					R			
Bits Name				RES	SERVED			
Details	RES	ERVED (Bits	7-0) - Reserve	d for future use				

Register 38 (0x26) - CB	[T_0							Minimum FW: 3.000
Description	Sensor CBIT	Results						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Bits RW	R	R	R	R	R	R	R	R
Bits Name	MAG	HRA	LRA	XRA	HRG	LRG	XRG	RESERVED
Details	 HR LR XR HR LR XR 	A (Bit 6) - Hi A (Bit 5) - Lo A (Bit 4) - Ex G (Bit 4) - Hi G (Bit 2) - Lo G (Bit 1) - Ex	igh-rate acce ow-rate accel atra-rate accel igh-rate gyro ow-rate gyro atra-rate gyro	r CBIT failure el CBIT failure el CBIT failure el CBIT failure o CBIT failure CBIT failure o CBIT failure red for future	e re e			

Register 39 (0x	27) - CBIT_1							Minimum FW: 3.000			
Description	Sensor CBIT F	Results									
Bits	Bit 7	7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		0									
Bits RW		R									
Bits Name				R	ESERVED						
Details	RES	ERVED (Bits 7	7-0) - Reserved	for future use							

Register 40	(0x28) - SYSTEM_	_STATUS			Minimum FW: 3.00					
Description	System Status									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R								
Bits Name				SYSTEM_STA	ATUS					
Details	System status information (memory and configuration), set during QBIT/TBIT. If this register is not 0, please contact Technical									
	Support for assista	ince.								

			× ,					
er 39 (0x2	27) - CBIT_1							Minim
otion	Sensor CBIT F	Results			<u>.</u>			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
					0			

Information on this page is subject to the disclosure notice on the title page

							0	7 July 2020	
Register 41 (0x29) - RUNTIME	9) - RUNTIME_STATUS					Minimu	m FW: 3.000	
Description	Processor Runtim	e Status			<u>.</u>				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		0							
Bits RW				R					
Bits Name		RUNTIME_STATUS							
Details	Runtime status int	ntime status information (hardware and program), set during QBIT. If this register is not 0, please contact Technical Support for							
	assistance.								

Register 42 (0x2A) - CO	OMM_STATU	S					Mini	mum FW: 3.000	
Description	Communica	tion Status			•				
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
Default		()		0	0	0	0	
Bits RW		R R R R R							
Bits Name		RESE	RVED		CHKSUM	UART	OPCODE	PARAM	
Details	• C • U • O	HKSUM (Bi ART (Bit 2) PCODE (Bit	t 3) - Invalic - UART fau 1) - Invalid	eserved for f l command c lt occurred (command op parameter val	hecksum frame error, etc) pcode				

Register 44 (0	x2C) - BSIGHT_(0_0_L					Minim	um FW: 3.000	
Description	Boresight matrix (0, 0), LSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		255							
Bits RW				R/W					
Bits Name		BSIGHT_0_0_L							
Details	Element (0, 0) LS	Element $(0, 0)$ LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of $1/32768$.							

Register 45 (0x	(2D) - BSIGHT_(0_0_H			Minimum FW: 3.000						
Description	Boresight matrix	(0, 0), MSB									
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		127									
Bits RW				R/W							
Bits Name		BSIGHT_0_0_H									
Details	Element (0, 0) M	SB of a boresight	t rotation matrix.	Each element is a	16-bit signed v	alue with a reso	lution of 1/3276	8.			

ICD-0031 Rev. C

07 July 2020

							•	/ U alj 2 0 2 0		
Register 46 (Register 46 (0x2E) - BSIGHT_0_1_L							Minimum FW: 3.000		
Description	Boresight matrix	(0, 1), LSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW				R/W						
Bits Name		BSIGHT_0_1_L								
Details	Element (0, 1) L	Element (0, 1) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.								

Register 47 (0)x2F) - BSIGHT_()_1_H			Minimum FW: 3.000							
Description	Boresight matrix (0, 1), MSB											
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default		0										
Bits RW				R/W								
Bits Name		BSIGHT_0_1_H										
Details	Element (0, 1) M	Element (0, 1) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.										

Register 48 ()x30) - BSIGHT_(0_2_L					Minim	um FW: 3.000		
Description	Boresight matrix	(0, 2), LSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW				R/W	7					
Bits Name		BSIGHT_0_2_L								
Details	Element (0, 2) L	SB of a boresight	rotation matrix.	Each element is a	16-bit signed v	alue with a reso	lution of 1/32768	8.		

Register 49 ()x31) - BSIGHT_0)_2_H					Minim	um FW: 3.000			
Description	Boresight matrix	(0, 2), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R/W							
Bits Name		BSIGHT_0_2_H									
Details	Element (0, 2) M	Element (0, 2) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

Register 50 (0	x32) - BSIGHT_1	L_0_L					Minim	um FW: 3.000			
Description	Boresight matrix	(1, 0), LSB									
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		0									
Bits RW				R/W	T						
Bits Name		BSIGHT_1_0_L									
Details	Element (1, 0) L	Element (1, 0) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

ICD-0031 Rev. C

07 July 2020

							•) i u ai j 2 020
Register 51 (0x33) - BSIGHT_	1_0_H					Minim	um FW: 3.000
Description	Boresight matrix	a (1, 0), MSB						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default				0				
Bits RW				R/W	r			
Bits Name				BSIGHT_	1_0_H			
Details	Element (1, 0) N	ISB of a boresigh	t rotation matrix.	Each element is a	a 16-bit signed y	alue with a reso	lution of 1/3276	i8.

Register 52 (0x34) - BSIGHT_1	l_1_L					Minim	um FW: 3.000		
Description	Boresight matrix	(1, 1), LSB			<u>.</u>					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		255								
Bits RW				R/W	Τ					
Bits Name				BSIGHT_	1_1_L					
Details	Element (1, 1) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

Register 53 (0	x35) - BSIGHT_1	I_1_H					Minim	um FW: 3.000		
Description	Boresight matrix	(1, 1), MSB			<u>.</u>					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		127								
Bits RW				R/W						
Bits Name		BSIGHT_1_1_H								
Details	Element (1, 1) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

Register 54 (0)x36) - BSIGHT_1	L_2_L					Minim	um FW: 3.000			
Description	Boresight matrix	(1, 2), LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R/W	7						
Bits Name		BSIGHT_1_2_L									
Details	Element (1, 2) LS	Element (1, 2) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

Register 55 (0)	x37) - BSIGHT_1	_2_H					Minim	um FW: 3.000			
Description	Boresight matrix	(1, 2), MSB									
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		0									
Bits RW				R/W							
Bits Name		BSIGHT_1_2_H									
Details	Element (1, 2) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.										

							, i	<i>JT</i> July 2020
Register 56 ((0x38) - BSIGHT_2	2_0_L					Minim	um FW: 3.000
Description	Boresight matrix	(2, 0), LSB						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default				0				
Bits RW				R/W	T			
Bits Name				BSIGHT_	2_0_L			
Details	Element (2, 0) LS	SB of a boresight	rotation matrix.	Each element is a	16-bit signed v	alue with a resol	ution of 1/32768	8.

Register 57 (0	x39) - BSIGHT_2	2_0_H					Minim	um FW: 3.000		
Description	Boresight matrix	(2, 0), MSB			<u>.</u>					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW				R/W						
Bits Name		BSIGHT_2_0_H								
Details	Element (2, 0) M	ment (2, 0) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.								

Register 58 (0	x3A) - BSIGHT_2	2_1_L					Minim	um FW: 3.000			
Description	Boresight matrix	oresight matrix (2, 1), LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R/W							
Bits Name		BSIGHT_2_1_L									
Details	Element (2, 1) L	Element (2, 1) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.									

Register 59 (0	(x3B) - BSIGHT_2	2_1_H					Minim	um FW: 3.000	
Description	Boresight matrix	(2, 1), MSB							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		0							
Bits RW				R/W					
Bits Name		BSIGHT_2_1_H							
Details	Element (2, 1) M	SB of a boresight	t rotation matrix.	Each element is a	a 16-bit signed v	alue with a reso	lution of 1/3276	i8.	

Register 60 (0x3C) - BSIGHT_2_2_L					Minimum FW: 3.000			
Description	Boresight matrix (2, 2), LSB							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	255							
Bits RW	R/W							
Bits Name	BSIGHT_2_2_L							
Details	Element (2, 2) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.							

ICD-0031 Rev. C

07 July 2020

Register 61 ((x3D) - BSIGHT_2	2_2_Н					Minim	um FW: 3.000		
Description	Boresight matrix	(2, 2), MSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default				127						
Bits RW				R/W						
Bits Name		BSIGHT_2_2_H								
Details	Element (2, 2) M	ISB of a boresigh	t rotation matrix.	Each element is a	16-bit signed v	alue with a reso	lution of 1/3276	68.		

Register 62	2 (0x3E) - MAG_	_HI_0_L					Minin	num FW: 3.000			
Description	Mag hard iron b	ias X, LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				0							
Bits RW		R/W									
Bits Name				MAG_H	II_0_L						
Details	approximately + not applied by th	4 to -4. Currently ne NavChip, thou	set/used by the I gh later firmware	lement is a 16-bit DLL only (when so versions may app ers), and not applic	et to a value other ly it directly. Cur	r than 0, on NavC rently set/used by	Chips with magnetic the DLL only (etometers), and (when set to a			

Register 63	8 (0x3F) - MAG_	HI_0_H					Minin	num FW: 3.000			
Description	Description Mag hard iron bias X, MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_H	I_0_H						
Details	X magnetometer	bias offset in Ga	uss, MSB. Each e	lement is a 16-bit	signed value wit	h a resolution of	1/(2^13), with a	range of			
	approximately +	4 to -4. Currently	set/used by the D	LL only (when se	t to a value other	r than 0, on Nav	Chips with magne	etometers), and			
	not applied by th	e NavChip, thoug	gh later firmware	versions may appl	ly it directly.						

Register 64	(0x40) - MAG_	HI_1_L					Minin	num FW: 3.000			
Description	Mag hard iron b	ias Y, LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_H	II_1_L						
Details	approximately +	-4 to -4. Currently	uuss, LSB. Each el / set/used by the D gh later firmware	LL only (when s	et to a value othe			U			

								07 July 2020			
Register 65	5 (0x41) - MAG_	HI_1_H					Minir	num FW: 3.000			
Description	Mag hard iron b	ias Y, MSB			·						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				0							
Bits RW		R/W									
Bits Name				MAG_H	H_1_H						
Details	U	t bias offset in Ga 4 to -4. Currently			0			U			

not applied by the NavChip, though later firmware versions may apply it directly.

Register 66	Register 66 (0x42) - MAG_HI_2_L						Minin	num FW: 3.000				
Description	Mag hard iron b	ias Z, LSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default		0										
Bits RW		R/W										
Bits Name				MAG_I	HI_2_L							
Details	Z magnetometer	bias offset in Ga	uss, LSB. Each el	ement is a 16-bit	signed value with	h a resolution of	1/(2^13), with a r	ange of				
	approximately +	4 to -4. Currently	set/used by the D	LL only (when s	et to a value othe	r than 0, on NavO	Chips with magne	etometers), and				
	not applied by th	ne NavChip, thou	gh later firmware	versions may app	bly it directly.							

Register 67	7 (0x43) - MAG_1	HI_2_H					Minin	num FW: 3.000			
Description	cription Mag hard iron bias Z, MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_H	I_2_H						
Details	Z magnetometer	bias offset in Ga	uss, MSB. Each el	lement is a 16-bit	signed value wit	h a resolution of	1/(2^13), with a	range of			
	approximately +	4 to -4. Currently	v set/used by the D	LL only (when se	et to a value othe	r than 0, on NavO	Chips with magne	etometers), and			
	not applied by th	e NavChip, thou	gh later firmware	versions may app	ly it directly.						

Register 68	8 (0x44) - MAG_S	SI_0_0_L					Minim	um FW: 3.000			
Description	scription Mag soft iron matrix (0, 0), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW	R/W										
Bits Name				MAG_SI_()_0_L						
Details	range of approxim	mately $+8.0$ to -8.0	0. Currently set/u	natrix. Each elemen sed by the DLL on hough later firmwa	ly (when set to a	a value other that	n 0, on NavChips	· · ·			

								07 July 2020		
Register 69	9 (0x45) - MAG_S	SI_0_0_H					Minin	num FW: 3.000		
Description	Mag soft iron ma	atrix (0, 0), MSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default				0						
Bits RW		R/W								
Bits Name				MAG_SI_()_0_H					
Details	Element (0, 0) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	ent is a 16-bit sig	ned value with a	resolution of 1/	(2^12), with a		
	range of approxi	mately +8.0 to -8.0	0. Currently set/us	sed by the DLL on	ly (when set to a	a value other than	n 0, on NavChips	s with		
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.				

Register 70 (0x46) - MAG_SI_0_1_L Minimum FW: 3.000 **Description** Mag soft iron matrix (0, 1), LSB Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default 0 **Bits RW** R/W **Bits Name** MAG_SI_0_1_L Details Element (0, 1) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of 1/(2^12), with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly.

Register 71	(0x47) - MAG_S	SI_0_1_H					Minim	um FW: 3.000		
Description Mag soft iron matrix (0, 1), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R/W								
Bits Name				MAG_SI_0)_1_H					
Details	Element (0, 1) MSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of 1/(2^12), with a									
		mately +8.0 to -8.0	-	-	-		-	s with		
	magnetometers),	and not applied by	y the NavChip, th	ough later firmwa	re versions may	apply it directly.				

Register 72	2 (0x48) - MAG_S	SI_0_2_L					Minim	um FW: 3.000		
Description	Mag soft iron ma	atrix (0, 2), LSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R/W								
Bits Name				MAG_SI_()_2_L					
Details	Element (0, 2) L	Element (0, 2) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of $1/(2^{12})$, with a								
	0 11	•	•	sed by the DLL on				s with		
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.				

							<u>`</u>	07 July 2020			
Register 73	8 (0x49) - MAG_S	SI_0_2_H					Minin	num FW: 3.000			
Description	Mag soft iron ma	atrix (0, 2), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_SI_0)_2_H						
Details	Element (0, 2) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/	(2^12), with a			
	range of approxi	mately +8.0 to -8.0	0. Currently set/us	sed by the DLL on	ly (when set to a	a value other than	n 0, on NavChips	s with			
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

Register 74 (0x4A) - MAG_SI_1_0_L Minimum FW: 3.000 **Description** Mag soft iron matrix (1, 0), LSB Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default 0 **Bits RW** R/W **Bits Name** MAG_SI_1_0_L Details Element (1, 0) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of $1/(2^{12})$, with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly.

Register 75	6 (0x4B) - MAG_	SI_1_0_H					Minim	um FW: 3.000			
Description	Mag soft iron ma	atrix (1, 0), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW	R/W										
Bits Name				MAG_SI_1	_0_H						
Details	Element (1, 0) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/((2^12), with a			
	range of approxi	range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with									
	magnetometers),	and not applied by	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

Register 76	6 (0x4C) - MAG_	SI_1_1_L					Minim	um FW: 3.000	
Description	Mag soft iron ma	atrix (1, 1), LSB							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0								
Bits RW	R/W								
Bits Name				MAG_SI_1	_1_L				
Details	range of approxim	SB of the magneto mately +8.0 to -8.0 and not applied by). Currently set/us	sed by the DLL on	ly (when set to a	value other than	0, on NavChips		

Register 77	' (0x4D) - MAG_	SI_1_1_H					Minim	um FW: 3.000		
Description	Mag soft iron ma	atrix (1, 1), MSB			1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW				R/W						
Bits Name				MAG_SI_1	_1_H					
Details		0		natrix. Each eleme and by the DLL on	0					

magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly.

Register 78	8 (0x4E) - MAG_	SI_1_2_L					Minim	um FW: 3.000			
Description	Mag soft iron ma	atrix (1, 2), LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_SI_1	_2_L						
Details		Element (1, 2) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of $1/(2^{12})$, with a ange of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with									
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

Register 79	0 (0x4F) - MAG_S	SI_1_2_H					Minim	um FW: 3.000			
Description	Mag soft iron ma	trix (1, 2), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW	R/W										
Bits Name				MAG_SI_1	_2_H						
Details	Element (1, 2) M	SB of the magnet	ometer soft iron n	natrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/((2^12), with a			
	range of approxim	mately +8.0 to -8.	0. Currently set/us	sed by the DLL on	ly (when set to a	value other than	n 0, on NavChips	with			
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

Register 80	(0x50) - MAG_S	SI_2_0_L					Minim	um FW: 3.000	
Description	Mag soft iron ma	atrix (2, 0), LSB							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0								
Bits RW	R/W								
Bits Name				MAG_SI_2	2_0_L				
Details	Element (2, 0) L	SB of the magneto	ometer soft iron m	atrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/(2	2^12), with a	
	0 11		5	sed by the DLL on	5		· ·	s with	
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.			

								07 July 2020			
Register 81	l (0x51) - MAG_S	SI_2_0_H					Minin	um FW: 3.000			
Description	Mag soft iron ma	atrix (2, 0), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name				MAG_SI_2	2_0_Н						
Details	Element (2, 0) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	ent is a 16-bit sig	gned value with a	resolution of 1/	(2^12), with a			
	range of approxi	mately +8.0 to -8.0	0. Currently set/us	sed by the DLL on	ly (when set to a	a value other that	n 0, on NavChips	s with			
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

Register 82 (0x52) - MAG_SI_2_1_L Minimum FW: 3.000 **Description** Mag soft iron matrix (2, 1), LSB Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default 0 **Bits RW** R/W **Bits Name** MAG_SI_2_1_L Details Element (2, 1) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of 1/(2^12), with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly.

Register 83	6 (0x53) - MAG_	SI_2_1_H					Minim	um FW: 3.000		
Description	Mag soft iron m	atrix (2, 1), MSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW	R/W									
Bits Name				MAG_SI_2	2_1_H					
Details	Element (2, 1) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/	(2^12), with a		
	range of approxi	mately +8.0 to -8.	0. Currently set/us	sed by the DLL on	ly (when set to a	value other that	n 0, on NavChips	s with		
	magnetometers),	, and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.				

Register 84	(0x54) - MAG_S	SI_2_2_L					Minim	um FW: 3.000			
Description	Mag soft iron ma	atrix (2, 2), LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0										
Bits RW	R/W										
Bits Name				MAG_SI_2	2_2_L						
Details	Element (2, 2) L	SB of the magneto	ometer soft iron m	atrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/(2	2^12), with a			
	range of approxim	Element (2, 2) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of $1/(2^{12})$, with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with									
	magnetometers),	and not applied b	y the NavChip, th	ough later firmwa	re versions may	apply it directly.					

							`	07 July 2020		
Register 85	5 (0x55) - MAG_S	SI_2_2_H					Minim	um FW: 3.000		
Description	Mag soft iron ma	atrix (2, 2), MSB								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R/W								
Bits Name				MAG_SI_2	2_2_H					
Details	Element (2, 2) M	ISB of the magnet	ometer soft iron n	natrix. Each eleme	nt is a 16-bit sig	ned value with a	resolution of 1/	(2^12), with a		
	range of approxi	mately +8.0 to -8.0	0. Currently set/us	sed by the DLL on	ly (when set to a	a value other that	n 0, on NavChips	s with		
	magnetometers),	and not applied by	y the NavChip, th	ough later firmwa	re versions may	apply it directly.				

Register 86 (0x56) - CALDATE_BYTE0 Minimum FW: 3.000 **Description** Calibration date byte 0 (LSB) Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default Varies R **Bits RW Bits Name** CALDATE_BYTE0 Details Calibration date in "2YYYMMDD" format, and values are stored in MMDDYYY format. Value is a 24-bit unsigned integer, ((CALDATE_BYTE2 << 16) | (CALDATE_BYTE1 << 8) | (CALDATE_BYTE0)). For example, 2015-03-22 would be stored as the integer 322015 (or 0x04E9DF), which would mean CALDATE_BYTE0 through CALDATE_BYTE2 would be 223 (0xDF), 233 (0xE9), 4 (0x04), respectively; (4<<16) | (233<<8) | (223) = 322015.

Register 87	7 (0x57) - CAL_DA	ATE_BYTE1					Minim	um FW: 3.000			
Description	Calibration date b	oyte 1									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW	R										
Bits Name				CAL_DATE_BY	TE1						
Details	((CALDATE_BY integer 322015 (o	TE2 << 16) (CAI	LDATE_BYTE1 < ch would mean CA	are stored in MMI < 8) (CALDATE_ LDATE_BYTE0 t 23) = 322015	_BYTE0)). For	example, 2015-	03-22 would be	stored as the			

Register 88	(0x58) - CAL_DA	ATE_BYTE2					Minimu	ım FW: 3.000	
Description	Calibration date b	yte 2 (MSB)							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	Varies								
Bits RW	R								
Bits Name				CAL_DATE_BY	TE2				
Details	((CALDATE_BY integer 322015 (or	TE2 << 16) (CAI	LDATE_BYTE1 < ch would mean CA	are stored in MMI < 8) (CALDATE_ LDATE_BYTE0 t 23) = 322015.	_BYTE0)). For	example, 2015-	03-22 would be	stored as the	

							0	77 July 2020		
Register 90	(0x5A) - CAL_R	EV_BYTE0					Minim	um FW: 3.000		
Description	Calibration revision	on, byte 0 (LSB)								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				CAL_REV_BY	TE0					
Details	The NavChip cali	bration revision is	a 16-bit unsigned	value that represent	ts version of the	calibration (thi	s version chang	es if the		
	The NavChip calibration revision is a 16-bit unsigned value that represents version of the calibration (this version changes if the calibration methods change, such as if a new calibration technique is introduced). Certain firmware versions upgrades may require									
	recalibration in or	der to work proper	ly with a NavChip).						

Register 91	(0x5B) - CAL_RI	EV_BYTE1					Minim	ım FW: 3.000		
Description	Calibration revision	on, byte 1 (MSB)								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				CAL_REV_BY	TE1					
Details	The NavChip calib	bration revision is	a 16-bit unsigned	value that represen	ts version of the	calibration (thi	s version chang	es if the		
	calibration method	ls change, such as	if a new calibratio	on technique is intro	oduced). Certain	firmware versi	ons upgrades m	ay require		
	recalibration in or	der to work proper	ly with a NavChip).						

Register 92	2 (0x5C) - HW_B	REV					Minin	mum FW: 3.000				
Description	Hardware revisi	on										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default		Varies										
Bits RW	R											
Bits Name				HW	V_REV							
Details	hardware revisio	ons (i.e. it is not j ice versa). The re	possible to use a evision is numeri	firmware intende	ed for a hardware	s of the NavChip c revision 'A' NavC onding ASCII char	hip in a hardware	e revision 'B'				

Register 136 (0x88) - S	YNC_CFG							Minimum FW: 3.000
Description	Sync and V	/SDP sync c	onfiguratio	n				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default				0				0
Bits RW				R				R/W
Bits Name			R	ESERVED				SYNC_CFG_D_SET
Details		RESERVED	· · · · · · · · · · · · · · · · · · ·					

							U	77 July 2020		
Register 1	44 (0x90) - MAG_N	NOM_DIP_1					Minim	um FW: 3.000		
Description	Magnetometer nor	minal dip angle (b	yte 0)							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R/W								
Bits Name				MAG_NOM_D	IP_1					
Details	IEEE-754 float (by	yte 1 of 4) of mag	netometer nominal	dip angle. Written/	used by the Inte	erSense DLL vi	a ISDemo or ot	her software.		
	Used to help the D	DLL partially/comp	pletely disable use	of the compass whe	en near sources	of magnetic int	erference. Does	not affect		
	NavChip behavior	when not used wi	th the DLL.	*		-				

Register 14	15 (0x91) - MAG_N	NOM_DIP_2					Minimu	ım FW: 3.000			
Description	Magnetometer nor	minal dip angle (by	vte 1)		·						
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		0									
Bits RW		R/W									
Bits Name				MAG_NOM_D	IP_2						
Details	IEEE-754 float (by	yte 2 of 4) of magr	etometer nominal	dip angle. Written/	used by the Inte	erSense DLL via	a ISDemo or oth	ier software.			
	Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect										
	NavChip behavior	when not used wi	th the DLL.								

Register 14	6 (0x92) - MAG_1	NOM_DIP_3					Minimu	ım FW: 3.000		
Description	Magnetometer no	minal dip angle (by	vte 2)							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW	R/W									
Bits Name				MAG_NOM_DI	P_3					
Details	IEEE-754 float (byte 3 of 4) of magnetometer nominal dip angle. Written/used by the InterSense DLL via ISDemo or other software.									
	Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect									
	NavChip behavior	r when not used wi	th the DLL.							

Register 14	7 (0x93) - MAG_1	NOM_DIP_4					Minim	ım FW: 3.000		
Description	Magnetometer no	minal dip angle (by	yte 3)		<u>.</u>					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW	R/W									
Bits Name				MAG_NOM_DI	P_4					
Details	IEEE-754 float (byte 4 of 4) of magnetometer nominal dip angle. Written/used by the InterSense DLL via ISDemo or other software.									
	Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect									
	NavChip behavior	r when not used wi	th the DLL.							

							0	7 July 2020	
Register 1	48 (0x94) - MAG_N	NOM_MAG_1					Minim	ım FW: 3.000	
Description	Magnetometer nor	ninal magnitude (b	yte 0)						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		0							
Bits RW		R/W							
Bits Name				MAG_NOM_MAG	G_1				
Details	IEEE-754 float (by	yte 1 of 1) of magn	etometer nominal n	nagnitude (in Gauss	s). Written/used	l by the InterSe	nse DLL via IS	Demo or other	
	software. Used to l	help the DLL partia	ally/completely disa	able use of the com	pass when near	sources of mag	gnetic interferen	nce. Does not	
	affect NavChip bel	havior when not us	ed with the DLL.				-		

Register 14	49 (0x95) - MAG_N	NOM_MAG_2					Minimu	ım FW: 3.000		
Description	Magnetometer nor	minal magnitude (b	yte 1)							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW		R/W								
Bits Name				MAG_NOM_MAG	G_2					
Details	software. Used to		ally/completely disa	nagnitude (in Gauss able use of the com	·					

Register 15	50 (0x96) - MAG_N	NOM_MAG_3					Minimu	ım FW: 3.000	
Description	Magnetometer nor	minal magnitude (b	yte 2)						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default		0							
Bits RW		R/W							
Bits Name				MAG_NOM_MAG	G_3				
Details	IEEE-754 float (byte 3 of 3) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other								
	software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not								
	affect NavChip be	havior when not us	ed with the DLL.						

Register 15	51 (0x97) - MAG_1	NOM_MAG_4					Minimu	ım FW: 3.000		
Description	ription Magnetometer nominal magnitude (byte 3)									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0									
Bits RW				R/W						
Bits Name				MAG_NOM_MA	G_4					
Details	software. Used to	EEE-754 float (byte 4 of 4) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect NavChip behavior when not used with the DLL.								

							01	July 2020			
Register 152 (02	x98) - MAG_OFFSET_	_X_L	Minimum FW: 3.00								
Description	Current external	Current external magnetometer offset, X-axis (LSB)									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW				R							
Bits Name		MAG_OFFSET_X_L									
Details	Least significant	byte of the magr	netometer X axis o	offset. Only used	on InertiaCam	currently.					

Register 153 (0x99) - MAG_OFFSET_	Minimum FW: 3.000								
Description	Current external	urrent external magnetometer offset, X-axis (MSB)								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW				R						
Bits Name		MAG_OFFSET_X_H								
Details	Most significant	byte of the magn	etometer X axis o	ffset. Only used o	on InertiaCam	currently.				

Register 154 (0x9A	A) - MAG_OFFSET	Minimum FW: 3.00									
Description	Current external	urrent external magnetometer offset, Y-axis (LSB)									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW				R							
Bits Name		MAG_OFFSET_Y_L									
Details	Least significant	byte of the magn	etometer Y axis	offset. Only used	on InertiaCam	currently.					

Register 155 (0x	9B) - MAG_OFFSET	Minimum FW: 3.00								
Description	Current external	urrent external magnetometer offset, Y-axis (MSB)								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW				R						
Bits Name		MAG_OFFSET_Y_H								
Details	Most significant	byte of the magn	etometer Y axis o	offset. Only used of	on InertiaCam	currently.				

Register 156 (0x9C)	- MAG_OFFSET	Minimum FW: 3.000									
Description	Current external	Current external magnetometer offset, Z-axis (LSB)									
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 3									
Default		Varies									
Bits RW				R							
Bits Name		MAG_OFFSET_Z_L									
Details	Least significant	Least significant byte of the magnetometer Z axis offset. Only used on InertiaCam currently.									

							07	July 2020			
Register 157 (0x	Register 157 (0x9D) - MAG_OFFSET_Z_H						Minimum FW: 3.000				
Description	Current external	Current external magnetometer offset, Z-axis (MSB)									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW				R							
Bits Name		MAG_OFFSET_Z_H									
Details	Most significant	byte of the magn	etometer Z axis o	ffset. Only used	on InertiaCam	currently.					

Register 15	59 (0x9F) - STRE	AM_TMO			Minimum FW: 3.00							
Description	on Stream timeout in increments of 0.1 seconds											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0											
Bits RW	R/W											
Bits Name	STREAM_TMO											
Details	setting the register Streaming" comm and is cleared au	er to 10 will autom nand must be sent tomatically once in	natically stop the s before the timeou t reaches zero. No	o, streaming data w treaming of data a at occurs. The regist te that as long as c treaming" comman	fter 1.0 seconds ster value is NO communication v). To continue st T saved when sa with the NavChip	reaming data, th ving register val o is reliable, stre	e "Start ues to flash, aming can also				

Register 16	egister 160 (0xA0) - OUTPUT_PADDING				Minimum FW: 3.000					
Description	Output padding by	ytes for data packet	5							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0									
Bits RW	R/W									
Bits Name				OUTPUT_PADDI	ING					
Details	U U		1 · · ·	ip to a maximum of	5	1				
	64 bytes will cause 64 bytes total to be transmitted). Normally it should not be required, but it can be useful in certain circumstances where the NavChip is connected to a buffer that does not flush data properly. As the bytes are output after the checksum, it is the									
				andard packets (by		-				

Register 25	55 (0xFF) - SAVE	_RESTORE					Minim	um FW: 3.000			
Description Save/Restore configuration											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0										
Bits RW	R/W										
Bits Name				SAVE_REST	TORE						
Details	Saves configuration registers, or restores configuration registers to default values. Setting this register to 0 saves the registers to flash memory (persists after a power cycle). Setting it to 1 restores all registers to default values (note that this will change the baud rate if a baud rate other than 115200 baud is in use). Also, note that restoring the registers to default values will NOT write the new defaults to flash memory, unless a 0 is written to the register afterwards to save the new default register values.										